Abstract: JURECA is a peta op-scale, general-purpose supercomputer operated by Jülich Supercomputing Centre at Forschungszentrum Jülich. Utilizing a exible cluster architecture based on T-Platforms V-Class blades and a balanced selection of best of its kind components the system supports a wide variety of high-performance computing and data analytics workloads and o ers a low entrance barrier for new users.
Introduction
Since July 2015, the Jülich Supercomputing Centre (JSC) at the Forschungszentrum Jülich (Forschungszentrum Jülich, 2015a) operates the JURECA (Jülich Research on Exascale Cluster Architectures) cluster system as the successor of the popular JUROPA (Jülich Research on Peta op Architectures) supercomputer. JURECA (see Figure 1 ) serves as a general-purpose supercomputing resource and, in accordance with Forschungszentrum Jülich's dual architecture strategy, augments the leadership-class highly scalable IBM Blue Gene/Q system JUQUEEN (Jülich Supercomputing Centre, 2015) . Funding for JURECA was granted by the Helmholtz Association (Helmholtz Association, 2015) through the program "Supercomputing & Big Data". JURECA was designed by JSC together with the hardware vendor T-Platforms (T-Platforms, 2015) , who won a competitive procurement initiated in 2014, to serve as a versatile scienti c instrument for compute-and data-intense (simulation) science that is equally suited for capacity as for capability workloads. In the same way that JURECA's predecessor JUROPA served as a research vehicle that laid the foundation for the JURECA design, the project partners T-Platforms, the software provider ParTec and JSC are working together to incrementally improve the JURECA system during operation and to address some of the main challenges in the design and operation of clusters of the next generation. 
JURECA system details
The JURECA architecture is an evolution of the JUROPA architecture and follows the best-of-breed approach by combining the most advanced commodity hardware and software technologies available in the industry. JURECA is a heterogeneous system o ering nodes with di erent memory sizes (128 GiB, 256 GiB, 512 GiB as well as 1 TiB), nodes with graphics processing unit (GPU) accelerators as well as GPU-equipped nodes for visualization and other post-processing needs.
JURECA consists of 1,733 compute nodes of type T-Platforms V-Class V210S as well 75 GPU-accelerated V210F blades hosted in V5050 chassis (see Figure 2) . Moreover, 64 Supermicro F618R2-RT+ twin-blade servers (512 GiB memory nodes) and 12 Supermicro 1028GR-TR visualization nodes are available. All systems feature two Intel Xeon E5-2680 v3 12-core Haswell central processing units (Intel Corporation, 2015 ) (CPUs) which support up to 24 hardware threads each. Each CPU supports the AVX 2.0 instruction set architecture extension and can perform two 256-bit (i.e., four double precision oating point numbers) wide multiply-add operations per cycle . The peak performance of a (non-accelerated) JURECA node is 0.96 TFlop/s. The maximum memory bandwidth of the node is 136 GB/s. The two sockets are connected by a bi-directional 9.6 GT/s (Gigatransfers per second) Intel Quick Path Interconnect (QPI) link. In JURECA, 2133 MHz DDR4 memory technology is used. Applications that support the use of GPU accelerators can take advantage of the additional two NVIDIA K80 graphics processing units available in 75 JURECA compute nodes. The GPUs are connected with PCI Express Generation 3.0 (16 lanes) links providing a peak of 32 GB/s bidirectional host-device bandwidth. Each K80 GPU is equipped with 2×12 GB GDDR5 memory and o ers 4992 CUDA cores that provide an additional 2.9 TFlop/s peak performance (5.8 TFlop/s per node) and 480 GB/s memory bandwidth per GPU. The 12 visualization nodes are equipped with two NVIDIA K40 GPUs intended for remote visualization usage.
(a) Back (left) and side (right) view of a T-Platforms V-Class V210S dual-socket blade server as used in JURECA. The GPU-accelerated V210F blades host two additional PCIe devices and t in two chassis slots. The JURECA compute nodes are connected with the industry-leading Mellanox extended data rate (EDR) In niBand providing 100 Gb/s (12.5 GB/s) link bandwidth and MPI latencies around one microsecond. The host channel adapters (HCA) are connected via PCI Express Generation 3.0 (16 lanes). The JURECA components are interconnected in a three-level full fat tree topology which provides full bisection bandwidth and non-blocking communication for appropriate communication patterns. A particular emphasis during the design of JURECA has been put on the storage connection in order to meet the increasing data requirements of simulation sciences as well as the needs of emerging dataintense sciences. All o ered global (parallel) lesystems on JURECA are mounted from the central Jülich Storage Cluster (JUST) (Forschungszentrum Jülich, 2015c) using IBM's General Parallel Filesystem (GPFS). Users with access to several systems in the supercomputing facility at JSC work with the same lesystems on all systems so that data movement is minimized and work ows are simpli ed. The storage network connection is realized using In niBand-to-Ethernet gateways bridging JURECA's internal In niBand network with the facility's Terabit Ethernet backbone. This connection type was selected as it allows for >100 GB/s aggregate lesystem bandwidth as well as a high per-node lesystem performance that is hardware-wise only limited by the performance of the fourteen data rate (FDR) In niBand links (56 Gb/s) towards the gateways.
JURECA's software stack is largely based on open-source software. Login and compute nodes run the CentOS 7 Linux operating system with a careful setup that balances the ease of use and low entrancebarrier with the requirements, such as minimal operating system jitter, of large-scale capability clusters.
JURECA uses the open-source Slurm workload manager (SchedMD LLC, 2015) in combination with the ParaStation resource management which has a proven track record in scalability, reliability and performance on several clusters operated by JSC. The ParTec Parastation ClusterSuite (ParTec Cluster Competence Center GmbH, 2015) is used for system provisioning and health monitoring. On JURECA, the Intel and ParTec ParaStation Message Passing Interface (MPI) implementations are supported. In addition the CUDA-aware MPI implementation MVAPICH2-GDR is available for mixed MPI+CUDA applications. Di erent compilers, optimized mathematical libraries and pre-compiled community codes are available. We refer to the JURECA webpage (Forschungszentrum Jülich, 2015b) for more information. Monitoring of batch jobs is possible using the latest version of the LLview (Forschungszentrum Jülich, 2015d) graphical monitoring tool. Scientists can also use UNICORE (UNICORE Forum e.V., 2015) to create, submit and monitor jobs on the JURECA system.
Hardware components
As of this writing, JURECA consists of the following hardware components. An up-to-date description of the hardware (and software) con guration of the system is maintained on the JURECA webpage (Forschungszentrum Jülich, 2015b).
• 34 racks organized in four rows (HPCG, 2015) .
Access to JURECA
Scientists and engineers interested in using the capacities and capabilities of JURECA for their research have to apply for JURECA compute time resources by submitting an adequate proposal in answer to corresponding compute time calls published end of January and end of July every year. Submitted proposals are evaluated scienti cally through a competitive peer-review process. Additionally, the review process includes a technical assessment of the applicant's ability to e ciently perform parallel computations utilizing a larger number of compute cores on JURECA. Scientists with challenging compute-or data-intense scienti c problems that require access to JURECA in order to lay the necessary software foundation for the preparation of a successful proposal can obtain a limited compute time budget on JURECA along with expert support by a JSC simulation lab (Forschungszentrum Jülich, 2015f) by answering the bi-annual call for preparatory access and support resources (Forschungszentrum Jülich, 2015e) .
Application elds
In order to exemplify the versatility of JURECA, Figure 3 shows the allocated computing time and number of projects working on JURECA in the time frame November 2015 to April 2016. In this time frame, JURECA will serve about 160 million core hours to nearly 200 projects working on advanced research in di erent disciplines ranging from the basic sciences to engineering applications. The employed parallel applications in di erent projects and scienti c communities range from highly-optimized applications, which are particularly tuned for JURECA's CPU architecture, to complicated multi-program simulation frameworks that are not uncommonly driven by dynamic scripting languages. The demands for hardware features (such as modern accelerators), main memory sizes, pre-and post-processing capabilities as well as input/output (I/O) performance vary similarly. JURECA's hardware design and software stack ensure that these requirements are met across the whole application spectrum. 
